



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/384,973	08/30/1999	HIDEKAZU TAKAHASHI	35.C13765	8552
5514	7590	02/08/2005	EXAMINER	
FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK, NY 10112			HANNETT, JAMES M	
			ART UNIT	PAPER NUMBER
			2612	
DATE MAILED: 02/08/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/384,973	TAKAHASHI, HIDEKAZU	
	<b>Examiner</b>	<b>Art Unit</b>	
	James M Hannett	2612	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1)  Responsive to communication(s) filed on 24 June 2004.

2a)  This action is **FINAL**.                            2b)  This action is non-final.

3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4)  Claim(s) 1-12 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5)  Claim(s) \_\_\_\_\_ is/are allowed.  
6)  Claim(s) 1-12 is/are rejected.  
7)  Claim(s) \_\_\_\_\_ is/are objected to.  
8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9)  The specification is objected to by the Examiner.

10)  The drawing(s) filed on 15 August 2003 is/are: a)  accepted or b)  objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)  All   b)  Some \* c)  None of:

  1.  Certified copies of the priority documents have been received.
  2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1)  Notice of References Cited (PTO-892)  
2)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3)  Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
    Paper No(s)/Mail Date \_\_\_\_\_.  
4)  Interview Summary (PTO-413)  
    Paper No(s)/Mail Date \_\_\_\_\_.  
5)  Notice of Informal Patent Application (PTO-152)  
6)  Other: \_\_\_\_\_.

## DETAILED ACTION

### *Response to Arguments*

Applicant's arguments filed 6/24/05 have been fully considered but they are not persuasive.

The applicant argues that Shinohara et al does not teach that the first amplifier and the second amplifier are arranged to have different gains, respectively, so that the sensor unit and the memory unit output respective signals with a same gain.

The examiner disagrees, Shinohara teaches on Column 8, Lines 5-15 and Lines 35-49 that the amplifier of the sensor unit and the amplifier of the memory unit are both activated by turning on and off the respective transistors. Therefore, the amplifiers will have a different output signal depending on if the transistors were turned on or off (an on gain and an off gain). Therefore, the examiner views the two amplifiers are arranged to have different gains. Shinohara teaches on Column 7, Lines 63-65 that the sensor unit outputs a signal with a gain of (-1). Shinohara teaches on Column 8, Lines 38-40 that the memory unit outputs a signal with a gain of (-1). Therefore, The sensor unit and memory unit output respective signals with a same gain.

### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**1:** Claims 1, 2, 3 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by USPN 5,698,844 Shinohara et al.

Art Unit: 2612

2: As for Claim 1, Shinohara depicts in Figure 5 and on Column 7, Lines 55-67 and on Column 8, Lines 38-40 a photographic conversion apparatus comprising: a sensor unit including a plurality of pixels (sensor cells) each having at least photoelectric converting means (D) and first amplifying means (M<sub>13,15</sub>) for amplifying a signal derived from the photoelectric converting means to output the amplified signal; and a memory unit (memory cell) including a plurality of memories each having at least storing means (Cs) for storing therein the signal derived from the sensor unit and second amplification means (M<sub>33,34</sub>) for amplifying a signal derived from the storage means (Cs) to output an amplified signal. Shinohara teaches on Column 8, Lines 5-15 and Lines 35-49 that the amplifier of the sensor unit and the amplifier of the memory unit are both activated by turning on and off the respective transistors. Therefore, the amplifiers will have a different output signal depending on if the transistors were turned on or off (an on gain and an off gain). Therefore, the examiner views the two amplifiers are arranged to have different gains. Shinohara teaches on Column 7, Lines 63-65 that the sensor unit outputs a signal with a gain of (-1). Shinohara teaches on Column 8, Lines 38-40 that the memory unit outputs a signal with a gain of (-1). Therefore, The sensor unit and memory unit output respective signals with a same gain.

3: In regards to Claim 2, Shinohara teaches that the first amplifying means (M<sub>13,15</sub>) and the second amplifying means (M<sub>33,34</sub>) are constituted by MOS transistors, Column 7, Lines 63-64 and Column 8, Lines 38-39.

4: As for Claim 3, Shinohara teaches in Figure 5 the first amplifying means and the second amplifying means are constituted by both amplifying MOS transistors and load MOS transistors. The amplifying transistor for the first amplifier is viewed as (M<sub>13</sub>) and the Load MOS for the

first amplifier is viewed as (M14). As for the Second amplifying means the amplifying transistor is viewed as (M33) and the load transistor is viewed as (M34). Column 7, Lines 65-67 and Column 8, Lines 41-43. These transistors are viewed as load transistors because the supply a predetermined voltage to the sensor cell and the memory cell respectively.

5: In regards to Claim 12, Shinohara teaches in Figure 5 that the photographic converting apparatus further comprising transferring means (Transfer Unit) for amplifying the signal derived from the sensor unit to transfer the amplified signal to the memory unit, Column 8, Lines 16-34.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6: Claims 4-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over USPN

5,698,844 Shinohara et al.

7: In regards to Claim 4, Official notice is taken that it was commonly known in the art at the time the invention was made that the gain of a MOS amplifier was governed by the Channel length, Channel width, conductance, and gate oxide layer thickness of each of the MOS's in an amplifier. Therefore, it was commonly known in the art at the time the invention was made to change any of the parameters that effect the gain of an amplifier in order to obtain a desired gain for an amplifier circuit. As supported by USPN 6,163,215 Shibata et al Column 9, Lines 8-20. Shinohara et al teaches that the gains of the two amplifiers are different. In order to enable the

two amplifiers to have different gains it was well known to one of ordinary skill in the art at the time the invention was made to vary the conductance of the load MOS transistor included in the first amplifying mean is made different from a conductance of the load MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

8: As for Claim 5, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the gate length of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate length of the load MOS transistor included in the first amplifying means can be made different from a gate length of the load MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

9: In regards to Claim 6, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the gate width of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate width of the load MOS transistor included in the first amplifying means can be made different from a gate length of the load MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

10: As for Claim 7, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the oxide layer thickness of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate oxide layer thickness of the load MOS transistor included in the first amplifying means can be made different from a gate oxide layer thickness of the load MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

11: In regards to Claim 8, Official notice is taken that it was commonly known in the art at the time the invention was made that the gain of a MOS amplifier was governed by the Channel length, Channel width, conductance, and gate oxide layer thickness of each of the MOS's in an amplifier. Therefore, it was commonly known in the art at the time the invention was made to change any of the parameters that effect the gain of an amplifier in order to obtain a desired gain for an amplifier circuit. As supported by USPN 6,163,215 Shibata et al Column 9, Lines 8-20. Shinohara et al teaches that the gains of the two amplifiers are different. In order to enable the two amplifiers to have different gains it was well known to one of ordinary skill in the art at the time the invention was made to vary the conductance of the amplifying MOS transistor included in the first amplifying means is made different from a conductance of the amplifying MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

12: As for Claim 9, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the gate length of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate length of the amplifying MOS transistor included in the first amplifying means is made different from a gate length of the amplifying MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

13: In regards to Claim 10, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the gate width of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate width of the amplifying MOS transistor included in the first amplifying means is made different from a gate width of the

Art Unit: 2612

amplifying MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

14: As for Claim 11, Official notice is taken that it was commonly known in the art at the time the invention was made to vary the oxide layer thickness of a MOS in order to vary its gain. Therefore, Shinohara et al in view of Official Notice teaches that a gate oxide layer thickness of the amplifying MOS transistor included in the first amplifying means can be made different from a gate oxide layer thickness of the amplifying MOS transistor included in the second amplifying means. In order to vary the gains of the two amplifiers.

*Conclusion*

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2612


Any inquiry concerning this communication or earlier communications from the examiner should be directed to James M Hannett whose telephone number is 703-305-7880. The examiner can normally be reached on 8:00 am to 5:00 pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy Garber can be reached on 703-305-4929. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-842-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to customer service whose telephone number is 703-308-6789.

James Hannett  
Examiner  
Art Unit 2612

JMH  
February 1, 2005

  
WENDY R. GARBER  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600